Home Forums Design and Building Effects Design and Construction Signaltap Effects Design Operation!

Viewing 1 post (of 1 total)
  • Author
  • #7953

    I am working on a design in Verilog. The design works normally with signaltap enabled. But, when I disable signaltap, the operation of the circuit changes. The results become erroneous. I think signaltap is an observer only, so it shouldn’t change the design operation. Does anyone have an idea about this problem?

    I didn’t find the right solution from the internet.


    advertisement examples

Viewing 1 post (of 1 total)
  • You must be logged in to reply to this topic.