I am working on a design in Verilog. The design works normally with signaltap enabled. But, when I disable signaltap, the operation of the circuit changes. The results become erroneous. I think signaltap is an observer only, so it shouldn’t change the design operation. Does anyone have an idea about this problem?
I didn’t find the right solution from the internet.